VeriThoughts: Enabling Automated Verilog Code Generation using Reasoning and Formal Verification
Published in Conference on Neural Information Processing Systems (NeurIPS), 2025
Reasoning models and a synthetic data-generation pipeline for formally verified Verilog generation.